

GeMerP

Hardware Software Co-Design LU

Gerald Lampl, 0728579
Patrick Knöbel, 0925219
Markus Hennebach, 0926654

January 29, 2013

Outline

- 1 Introduction
 - FFT partitioning
 - FFT optimization
- 2 Architectural & Behavioural Analysis
 - DMA
 - FFT
 - Feedback RAM
 - IMUL
 - ISCALE
 - ISUM
- 3 Conclusion
 - Cost Analysis
 - Traps & Pitfalls

FFT partitioning

Denote the signal with s and with h the impulse response. Take a block size N used for the *FFT* and partition the signal and the impulse response, the resulting sets of partitions are S for the signal and I for the impulse response.

$$(s * h) = \sum_{\substack{i \in I \\ j \in S}} (s_i * h_j) = \sum_{j \in S} \sum_{i \in I} \left(s_{|I|+j\frac{N}{2}-i} * h_i \right) \quad (1)$$

FFT optimization

Let sr be the right channel and sl be the left channel of the signal.

$$s[n] = sr[n] + jsl[n] \quad (2)$$

The channels can be obtained with

$$sr[n] = (s[n] + s^*[n])/2 \quad (3)$$


$$sl[n] = (s[n] - s^*[n])/(2j). \quad (4)$$

Note the relation $FFT_N(k, z^*) = FFT_N(N - k, z)^*$ which gives



$$FFT_N(k, sr) = (FFT_N(k, s) + FFT_N(N - k, s)^*)/2 \quad (5)$$

$$FFT_N(k, sl) = (FFT_N(k, s) - FFT_N(N - k, s)^*)/(2j). \quad (6)$$


Architectural & Behavioural Analysis




DMA




FFT




Feedback RAM



Feedback RAM



IMUL



$$A_7 = a_k + a_{n-k}$$

$$A_6 = h.a_k + h.a_{n-k}$$

$$A_5 = b_k + \overline{b_{n-k}}$$

$$A_4 = h.b_k + \overline{h.b_{n-k}}$$

$$A_3 = b_k + b_{n-k}$$

$$A_2 = h.b_k + h.b_{n-k}$$

$$A_1 = \overline{a_k} + a_{n-k}$$

$$A_0 = \overline{a_k} + a_{n-k}$$

$$M_3 = A_7 \cdot A_3$$

$$M_2 = A_6 \cdot A_2$$

$$M_1 = A_5 \cdot A_1$$

$$M_0 = A_4 \cdot A_0$$

$$im = M_3 + M_2 + M_1 + \overline{M_0}$$

$$re = M_3 + \overline{M_2} + M_1 + M_0$$

ISCALE

```

1: x← resize data_in to  $2^{FACTOR\_WIDTH} + DATA\_WIDTH$ 
2: for i←DATA_WIDTH → $2^{FACTOR\_WIDTH} + DATA\_WIDTH - 1$  do
3:   if i>factor+DATA_WIDTH-2 then
4:     z(i-DATA_WIDTH)←x(i)
5:   else
6:     z(i-DATA_WIDTH)←x( $2^{FACTOR\_WIDTH} + DATA\_WIDTH - 1$ )
7:   end if
8: end for
9: for i←1→ $2^{FACTOR\_WIDTH} - 1$  do
10:  if z(i)≠z(i-1) then
11:  return ←x( $2^{FACTOR\_WIDTH} + DATA\_WIDTH - 1$ )&(0→DATA_WIDTH-
    2←not(x( $2^{FACTOR\_WIDTH} + DATA\_WIDTH - 1$ ))))
12:  end if
13: end for
14: y(DATA_WIDTH-1)←x( $2^{FACTOR\_WIDTH} + DATA\_WIDTH - 1$ )
15: for i←0→DATA_WIDTH-2 do
16:  y(i)←x(i+factor)
17: end for
18: return y
    
```

ISCALE

factor

1	1	0
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

ISCALE

factor

1	1	0
---	---	---


data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

--	--	--	--	--	--	--	--	--	--

ISCALE



ISCALE

factor

1	1	0
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

ISCALE

factor

1	1	0
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

--	--	--	--	--	--	--

ISCALE

factor

1	1	0
---	---	---

data_in


1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---



ISCALE

factor

1	1	0
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---

ISCALE

factor

1 1 0

data.in

1 0 1 1 1 0 0 0

x

1 1 1 1 0 1 1 1 0 0 0

z

1 1 1 1 1 1 1

ISCALE

factor

1	1	0
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---

ISCALE

factor

1	1	0
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---

ISCALE

factor

1	1	0
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---

ISCALE

factor

1	1	0
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---

ISCALE

factor

1	1	0
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---

y

--	--	--	--

ISCALE

factor

1	1	0
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x


1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	1	1	1
---	---	---	---	---	---	---

y

1	1	1	0
---	---	---	---



ISCALE

factor

0	1	1
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

ISCALE

factor

0	1	1
---	---	---


data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

--	--	--	--	--	--	--	--	--	--

ISCALE



ISCALE

factor

0	1	1
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

ISCALE

factor

0	1	1
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

--	--	--	--	--	--	--

ISCALE

factor

0	1	1
---	---	---

data_in


1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	0	1	1
---	---	---	---	---	---	---



ISCALE

factor

0	1	1
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	0	1	1
---	---	---	---	---	---	---

ISCALE

factor

0 1 1

data.in

1 0 1 1 1 0 0 0

x

1 1 1 1 0 1 1 1 0 0 0

z

1 1 1 1 0 1 1

ISCALE

factor

0	1	1
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	0	1	1
---	---	---	---	---	---	---

ISCALE

factor

0	1	1
---	---	---

data.in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	0	1	1
---	---	---	---	---	---	---

ISCALE

factor

0	1	1
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x

1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	0	1	1
---	---	---	---	---	---	---

y

--	--	--	--

ISCALE

factor

0	1	1
---	---	---

data_in

1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---

x


1	1	1	1	0	1	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---	---

z

1	1	1	1	0	1	1
---	---	---	---	---	---	---

y

1	0	0	0
---	---	---	---



ISUM

- 3 dual-ported RAM
- 345 blocks added (1 block = 512×20 bit)
- Behaviour:
 - Add incoming values to RAM 1 & 2
 - Put outgoing values from RAM 3 on APB
 - After 512 vectors wait for next block
 - Turn RAMs after 345 blocks

Cost Analysis

Criteria	Cost per unit	Raw design count	Raw design cost	Total design count	Total Design cost
LUT	1	9.639	9.639	18.599	18.599
Register (bit)	0.5	9.091	4.545,5	12.901	6.450,5
Internal FPGA Memory (bit)	0.1	178.659	17.865,9	2.444.259	244.425,9
Embedded Multiplier (9-bit)	25	128	3.225	128	3.225
PLL Clock Output	100	1	100	1	100
SDRAM (byte)	0.05	705.600	35.280	1024	35.331,2
SRAM (byte)	0.2	0	0	0	0
Code size (byte)	1	24.346	24.346	24.346	24.346
Input-Output delay (ms)	500	<6.8	3.400	<6.8	3.400
			98.401,4		335.852,6

Traps & Pitfalls

- Wrong design decisions, underestimated memory costs
- Control timing interrupt problems
- Parallel programming, timing requirements not met
- Overflow handling and scaling
- Truncation noise using two's-complement
- SCARTS
 - Malloc-free order
 - Interrupt 0 not working
- Glib AHB DMA controller – SDRAM refresh problem

Thank you for your attention!